

Report Generated by Test Manager

Title: Test

Author:

Date: 05-Jul-2026 07:44:28

Test Environment

Platform: PCWIN64

MATLAB: (R2026a)

Summary

Name	Outcome	Duration (Seconds)
Results: 2026-Jul-05 07:44:10	✓	10.199
 mode_logic_equivalence	✓	9.64
 Model-code equivalence	✓	9.641
 chart vs hand C - outputs, state, MCDC	✓	9.644

Results: 2026-Jul-05 07:44:10

Result Type: Result Set
Parent: None
Start Time: 05-Jul-2026 07:44:18
End Time: 05-Jul-2026 07:44:28
Outcome: Total: 1, **Passed: 1**

Aggregated Coverage Results

Analyzed Model	Sim Mode	Complexity	Decision	Condition	MCDC	Execution
 mode logic equiv harness	Normal	52	100%	100%	100%	100%

[Back to Report Summary](#)

mode_logic_equivalence

Test Result Information

Result Type: Test File Result
Parent: [Results: 2026-Jul-05 07:44:10](#)
Start Time: 05-Jul-2026 07:44:18
End Time: 05-Jul-2026 07:44:27
Outcome: Total: 1, **Passed: 1**

Test Suite Information

Name: mode_logic_equivalence

[Back to Report Summary](#)

Model-code equivalence

Test Result Information

Result Type: Test Suite Result
Parent: [mode logic equivalence](#)
Start Time: 05-Jul-2026 07:44:18
End Time: 05-Jul-2026 07:44:27
Outcome: Total: 1, **Passed: 1**

Test Suite Information

Name: Model-code equivalence

[Back to Report Summary](#)

chart vs hand C - outputs, state, MCDC

Test Result Information

Result Type: Test Case Result
Parent: [Model-code equivalence](#)
Start Time: 05-Jul-2026 07:44:18
End Time: 05-Jul-2026 07:44:27
Outcome: Passed

Test Case Information

Name: chart vs hand C - outputs, state, MCDC
Type: Simulation Test

Simulation

System Under Test Information

Model: mode_logic_equiv_harness
Release: Current
Simulation Mode: normal
Override SIL or PIL Mode: 0
Configuration Set: Configuration
Start Time: 0
Stop Time: 472
Checksum: 163598926 972678030 3436495872 2769394705

Custom Criteria Result Information

Diagnostic Record:
Outcome: Passed
Event: VerificationPassed

VerificationPassed in custom criteria of sltest.testmanager.TestCase.

Test Diagnostic:

0 grid rows diverged (outputs or state)

Framework Diagnostic:

verifyEqual passed.

--> The numeric values are equal using "isequaln".

Actual Value:

0

Expected Value:

0

Diagnostic Record:

Outcome: Passed

Event: VerificationPassed

VerificationPassed in custom criteria of sltest.testmanager.TestCase.

Test Diagnostic:

chart active leaf state vs C current_mode diverged on grid rows

Framework Diagnostic:

verifyEqual passed.

--> The numeric values are equal using "isequaln".

Actual Value:

0

Expected Value:

0
